Ελλάδα
Φορά: 2026/05/19
Ξεφυλλίζω: 80

The GL850G USB 2.0 Hub Controller is a hub controller IC from Genesys Logic designed to expand one USB connection into multiple USB ports. It fully complies with the USB 2.0 specification and supports high-speed data transfer up to 480 Mbps.
The GL850G includes an embedded 8-bit RISC processor, built-in voltage regulators, power management support, status LED control, and EEPROM configuration for custom VID/PID settings. It also supports bus-powered and self-powered designs, giving system designers more flexibility. As a single TT hub controller, the GL850G offers a cost-effective solution for USB 2.0 hub designs while maintaining stable communication between the upstream host and downstream ports.
If you are interested in purchasing the GL850G, feel free to contact us for pricing and availability.
The GL850G is fully compliant with USB Specification Revision 2.0, which means it can operate as a standard USB 2.0 hub controller. Its upstream port supports both high-speed and full-speed traffic, allowing it to communicate properly with the host system. The downstream ports support high-speed, full-speed, and low-speed USB devices, so different USB peripherals can connect through the same hub controller. It is also backward compatible with USB 1.1, making it suitable for older USB devices.
The GL850G includes one control pipe and one interrupt pipe for USB communication. The control pipe uses endpoint 0 with a 64-byte data payload and is mainly used for device setup, enumeration, and standard USB control requests. The interrupt pipe uses endpoint 1 with a 1-byte data payload and helps report hub status changes, such as device connection, disconnection, or port condition updates.
The GL850G has an on-chip 8-bit microprocessor that manages hub control functions internally. This processor uses a RISC-like architecture and a USB-optimized instruction set, allowing the chip to handle USB hub tasks efficiently. It operates at 6 MIPS at 12 MHz and includes 64-byte RAM and 4K mask ROM, which store and execute the basic control functions needed for hub operation.
The GL850G supports customized VID and PID settings through an external EEPROM or SMBUS. This allows manufacturers to assign their own vendor ID and product ID instead of using default settings. The downstream port configuration can also be programmed through EEPROM or SMBUS, giving designers more control over how many ports are enabled and how the hub appears to the host system.
The GL850G uses a Single Transaction Translator, or STT, architecture. This means one transaction translator is shared by all downstream ports when handling full-speed or low-speed devices connected to a high-speed USB 2.0 host. This design helps reduce cost and simplifies the hub controller, but performance may be more limited when several slower USB devices are active at the same time.
The GL850G includes an integrated USB 2.0 transceiver, which handles the physical USB signaling between the hub controller, the host, and connected devices. This reduces the need for extra external components and helps simplify board-level design. The built-in transceiver supports stable signal communication for USB 2.0 hub operation.
The GL850G improves output drivers with slew-rate control to help reduce EMI, or electromagnetic interference. This is important because USB signal lines can generate noise if signal edges are too sharp or poorly controlled. The chip also includes internal power-fail detection for ESD recovery, helping the controller recover more safely after electrostatic discharge or power-related disturbances.
The GL850G is designed to reduce total board cost by integrating several required functions inside the chip. It includes a built-in 5V to 3.3V regulator, which reduces the need for an external 3.3V regulator in many designs. This helps lower BOM cost, saves PCB space, and makes the hub circuit easier to implement.
The GL850G includes a built-in upstream 1.5KΩ pull-up resistor and downstream 15KΩ pull-down resistors. These resistors are required for proper USB device detection and bus state control. By integrating them inside the chip, the GL850G reduces the number of external parts needed and helps simplify the USB hub circuit layout.
The GL850G has a built-in PLL that supports an external 12 MHz crystal or oscillator clock input. This clock source is important because USB communication requires accurate timing for reliable data transfer. The PLL helps generate the internal timing signals needed for USB 2.0 operation.
The GL850G supports low-power operation, including selective suspend. Selective suspend allows the hub or connected ports to enter a lower-power state when they are not actively being used. It also supports LPM L1 with EEPROM, which helps improve power-saving behavior when configured properly. These features are useful for reducing power consumption in USB hub designs.
The GL850G supports smart power management for downstream ports. It can operate in both individual and gang power management modes, depending on the design and package type. Individual mode allows separate power control and over-current detection for each downstream port, while gang mode controls ports as a group. This gives designers flexibility in balancing cost, safety, and control.
The GL850G conforms to USB bus power requirements and supports automatic switching between self-powered and bus-powered modes. In bus-powered mode, the hub gets power from the upstream USB connection. In self-powered mode, the hub uses an external power source. Automatic switching helps the hub adapt to different power conditions without requiring complex external control.
The number of downstream ports on the GL850G can be configured through SMBUS, EEPROM, or I/O pin settings depending on the design. This allows the same controller to support different hub layouts. It also supports compound-device configuration, where some downstream ports can be set as non-removable devices. This is useful when the hub controller is combined with internal USB functions on the same board.
The GL850G is available in several package options, including 28-pin QFN 5×5 mm, 28-pin SSOP 209 mil, and 24-pin QFN 4×4 mm. These package choices give designers flexibility based on PCB size, assembly process, and cost requirements. Smaller QFN packages are useful for compact layouts, while SSOP packages can be easier to handle in some manufacturing or prototyping conditions.

The GL850G functional block diagram shows how the USB hub controller manages communication between the host computer and multiple USB devices. At the top of the diagram, the upstream USB transceiver connects to the host through the D+ and D− lines. This section receives USB data from the computer and sends data back to the host. The built-in PLL uses an external 12/27/48 MHz clock source to generate stable internal timing signals required for USB communication.
Inside the controller, the CPU, RAM, ROM, SIE (Serial Interface Engine), and USB port logic work together to process USB packets, control hub functions, and manage data transfer. The CPU handles internal control operations, while the SIE processes USB protocol tasks such as packet decoding and device communication.
The Transaction Translator (TT) is one of the main blocks in the GL850G. It manages communication between high-speed USB 2.0 traffic and slower full-speed or low-speed USB devices connected to the downstream ports. Since the GL850G uses a single TT architecture, all downstream ports share the same translator logic.
At the bottom of the diagram, the repeater and downstream port logic distribute USB signals to multiple downstream USB ports. Each downstream port includes its own transceiver, power enable control, overcurrent detection, and LED status control signals for managing connected USB devices safely and reliably.

|
Pin
No. |
Pin
Name |
Pin
Function |
|
1 |
AVDD |
Analog power
supply input |
|
2 |
DM2 |
USB Port 2 D−
differential signal |
|
3 |
DP2 |
USB Port 2 D+
differential signal |
|
4 |
RREF |
Reference
resistor connection for internal circuit calibration |
|
5 |
AVDD |
Analog power
supply input |
|
6 |
X1 |
Crystal
oscillator or clock input |
|
7 |
X2 |
Crystal
oscillator output |
|
8 |
DM3 |
USB Port 3 D−
differential signal |
|
9 |
DP3 |
USB Port 3 D+
differential signal |
|
10 |
AVDD |
Analog power
supply input |
|
11 |
DM4 |
USB Port 4 D−
differential signal |
|
12 |
DP4 |
USB Port 4 D+
differential signal |
|
13 |
RESET# |
Active-low reset
input pin |
|
14 |
TEST/SCL |
Test mode pin or
SMBUS clock signal |
|
15 |
GND |
Ground
connection |
|
16 |
DVDD |
Digital power
supply input |
|
17 |
PSELF |
Self-powered
mode selection pin |
|
18 |
PGANG |
Gang power
management control pin |
|
19 |
OVCUR2# |
Overcurrent
detection input for Port 2 |
|
20 |
PWREN2# |
Power enable
output for Port 2 |
|
21 |
OVCUR1# |
Overcurrent
detection input for Port 1 |
|
22 |
PWREN1# |
Power enable
output for Port 1 |
|
23 |
V5 |
5V power input |
|
24 |
V33 |
Internal 3.3V
regulator output |
|
25 |
DM0 |
Upstream USB D−
differential signal |
|
26 |
DP0 |
Upstream USB D+
differential signal |
|
27 |
DM1 |
USB Port 1 D−
differential signal |
|
28 |
DP1 |
USB Port 1 D+
differential signal |
The GL850G typical application circuit shows how the hub controller is connected to the upstream USB port, downstream USB ports, clock source, power supply, and protection components. The GL850G acts as the main control IC that receives USB data from the host device through the upstream D+ and D− lines, then distributes the USB connection to multiple downstream USB ports.

At the lower-left side of the circuit, the Mini USB connector is used as the upstream USB connection to the computer or host system. The upstream USB data lines connect directly to the GL850G upstream pins. A diode and fuse are added to help protect the circuit from reverse current and overcurrent conditions.
The crystal oscillator connected to the X1 and X2 pins provides the 12 MHz clock signal required for USB timing operation. Capacitors connected around the power pins help filter noise and stabilize the power supply for reliable USB communication.
On the right side of the circuit, the downstream USB ports are connected to the GL850G through separate D+ and D− signal lines. Each USB port also includes decoupling capacitors for power filtering. The PWREN and OVCUR pins are used for USB port power control and overcurrent detection, helping protect connected USB devices.
To use the GL850G, typically connect the upstream USB port, add a 12 MHz crystal, provide stable 5V power input, connect the downstream USB ports, and configure the power management pins properly. This allows the GL850G to function as a complete USB 2.0 hub controller with multiple downstream USB ports.
|
Feature |
GL850G |
GL852 |
FE1.1s |
USB
3.0 Hub Controllers |
|
USB Standard |
USB 2.0 |
USB 2.0 |
USB 2.0 |
USB 3.0 / USB
3.2 |
|
Maximum Speed |
480 Mbps |
480 Mbps |
480 Mbps |
5 Gbps or higher |
|
Transaction
Translator |
Single TT |
Multiple TT |
Single TT |
Multiple TT |
|
Performance With
Multiple USB Devices |
Moderate |
Better handling
of mixed-speed devices |
Basic
performance |
High-performance
multi-device support |
|
Cost |
Low |
Slightly higher
than GL850G |
Very low |
Higher |
|
Internal
Processor |
Built-in 8-bit
MCU |
Built-in MCU |
Simpler internal
architecture |
More advanced
controller architecture |
|
Power Management |
Individual and
gang mode support |
Advanced power
management |
Basic power
control |
Advanced smart
power management |
|
EEPROM / SMBUS
Support |
Yes |
Yes |
Limited |
Yes |
|
Best For |
Cost-effective
USB hubs |
Better USB 2.0
hub performance |
Simple low-cost
USB hubs |
High-speed
modern USB hubs |
|
Power
Consumption |
Low |
Low |
Very low |
Higher than USB
2.0 hubs |
|
Design
Complexity |
Moderate |
Moderate |
Simple |
More complex PCB
design |
|
Typical
Limitation |
Shared TT
bandwidth |
Higher cost |
Fewer advanced
features |
Higher cost and
power requirement |
• USB 2.0 Hub Devices - Commonly used in multi-port USB hubs to expand one USB connection into several USB ports.
• Laptop Docking Stations - Helps add extra USB connectivity for keyboards, mice, flash drives, and printers.
• Embedded Systems - Used in embedded boards and industrial controllers that require multiple USB device connections.
• Industrial USB Expansion - Suitable for industrial equipment that needs stable USB communication with multiple peripherals.
• DIY USB Hub Projects - Popular among electronics hobbyists because of its low cost and relatively simple circuit design.
• Single Board Computer (SBC) Projects - Often integrated into Raspberry Pi and Linux-based systems for additional USB ports.
• USB Interface Modules - Used in systems that combine multiple USB devices into one compact board design.
• POS and Kiosk Systems - Helps connect barcode scanners, receipt printers, card readers, and other USB peripherals.
• Computer Monitor USB Hubs - Integrated inside monitors that provide built-in USB expansion ports.
• Low-Cost Consumer Electronics - Used in affordable USB accessories where USB 2.0 speed is sufficient for normal peripherals.

Genesys Logic, the manufacturer of the GL850G, is a semiconductor company specializing in USB hub controllers, storage controllers, and interface IC solutions. The company supports large-scale IC manufacturing through advanced semiconductor design, packaging, testing, and quality control processes to ensure stable product performance and long-term reliability. Genesys Logic focuses on low-cost, highly integrated controller solutions that simplify PCB design and reduce BOM cost for manufacturers.
The GL850G uses a Single Transaction Translator (STT) mainly to reduce overall chip cost and simplify the hub architecture. In this design, all downstream full-speed and low-speed USB devices share the same transaction translator logic. This works well for normal USB peripherals like keyboards, mice, printers, and flash drives. However, if several slower USB devices transfer data heavily at the same time, bandwidth sharing may slightly reduce performance compared to multi-TT hub controllers.
The integrated 5V to 3.3V regulator removes the need for a separate external regulator in many hub circuits. This helps reduce PCB space, lowers BOM cost, and simplifies power design. It also makes the overall USB hub circuit smaller and easier to manufacture.
The 12 MHz crystal provides the reference clock needed for accurate USB timing. The built-in PLL multiplies this clock internally to generate stable timing signals for USB communication. Without accurate clock timing, USB data transfer can become unstable or fail completely.
Supporting both modes gives designers more flexibility. Bus-powered mode allows the USB hub to operate directly from the host USB port, which is useful for compact low-power hubs. Self-powered mode uses an external power supply, allowing the hub to support higher-current USB devices more reliably.
The GL850G includes slew-rate control in its output drivers to reduce sharp signal transitions on USB data lines. This helps lower electromagnetic interference (EMI), which improves signal stability and reduces the chance of communication problems caused by electrical noise.
The OVCUR and PWREN pins help protect both the hub and connected USB devices. If a connected device draws too much current, the hub can detect the fault and disable power to the affected port. This improves safety and helps prevent hardware damage.
EEPROM support allows manufacturers to customize VID, PID, downstream port settings, and power management behavior. This helps companies create branded USB hubs and configure the controller for different hardware designs without changing the main chip.
CAP TANT 100UF 20% 6.3V 1411
IC FPGA 376 I/O 484FBGA
IGBT Modules
IGBT Modules
SONY QFP
AM6968NE-T1-PF A
LTC1326IMS8 LINEAR
AT27LV520-70SI ATMEL
S3CA460S01-YX80 SAMSUNG
IC BUFFER AMP 5CH 16V 16-LFCSP
MAX SOP-16
RENESAS LQFP48
LINEAR QFN








